T. Vasudeva Reddy, et al. “A Novel Diagonal Hamming Technique for Efficient Multi-Bit Error Correction in Memories”. AIJR Abstracts, vol. 8, no. 1, Jan. 2026, p. 78, https://abstracts.aijr.org/index.php/abs/article/view/216.